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Abstract
Building storage systems has remained the domain of
systems experts for many years. They are complex and
difficult to implement. Extreme care is needed to en-
sure necessary guarantees of performance and opera-
tional correctness. Furthermore, because of restrictions
imposed by kernel-based designs, many legacy imple-
mentations have traded software flexibility for perfor-
mance. Their implementation is restricted to compiled
languages such as C and assembler, and reuse tends to be
difficult or constrained.
Nevertheless, storage systems are implicitly well-
suited to software reuse and compositional software con-
struction. There are many logical functions, such as
block allocation, caching, partitioning, metadata man-
agement and so forth, that are common across most vari-
ants of storage.
In this paper, we present Comanche, an open-source
project that considers, as first-class concerns, both com-
positional design and reuse, and the need for high-
performance.
1 Introduction
Over the last decade, storage and IO system design has
been principally driven by the demand for performance.
With the advent of a new generation of memory-based
devices, the need to minimize overhead caused by soft-
ware is increasingly evident. Nevertheless, many of to-
day’s storage systems are hugely complex, consisting of
millions of lines of source code. Because of this com-
plexity, software development and testing in this domain
has become an expensive and painstaking task.
Better component-based designs leads to improved
quality (e.g., reduce coupling and cohesion) and more
effective software reuse. Furthermore, component-based
approaches can help facilitate tailoring and reconfigura-
tion of functionality according to changing workloads
and application requirements - that is, the development
of domain-specific solutions.
The “panacea” of system design is providing the dual-
ity of both flexibility and performance. Legacy designs,
reliant on kernel-based implementations, have achieved
performance, but at a cost to software flexibility. These
designs typically rely on a top-half in userspace and a
bottom-half in the kernel. The kernel environment is of-
ten restricted to C and assembler, and limited to coarse-
grained software reuse.
With the increased availability of IOMMUs, more re-
cent efforts have focused on the use of user-level device
frameworks to bypass the kernel and “lift” all function-
ality, including device drivers, into userspace [5, 21, 9,
13, 14]. Nevertheless, these frameworks have had lim-
ited success in incorporating multiple programming lan-
guages, supporting fine-grained component reuse and in-
tegrating with legacy applications (e.g., POSIX).
This paper presents our initial exploration of achiev-
ing both flexibility and performance in IO system de-
sign. Our framework, known as Comanche, lever-
ages a userspace design strategy as the foundation for a
component-based architecture that provides fine-grained
reuse and multi-language flexibility, while retaining
zero-copy and DMA-centric optimizations where perfor-
mance is paramount. We are currently using this frame-
work to facilitate rapid development of storage solutions
for high-performance workloads such as genomics.
2 Userspace Design
A core tenet of our approach is that the complete IO stack
is lifted into userspace, including the lowest level stor-
age device drivers (e.g., block device). This approach,
inspired by microkernel operating system design [16],
relegates the kernel to control and access control han-
dling. Userspace device driver placement has only re-
cently become viable with the advent of the IOMMU [3]
and polling-based devices [28].
The kernel is used to authenticate and realize the map-
ping of device registers into userspace, where they can
be directly accessed by a non-privileged process (e.g.,
x86 Ring 3) to issue both control and data requests. To-
day, most commodity operating systems support the nec-
essary kernel functionality (e.g., Linux VFIO [1]) to en-
able mapping of device registers (e.g., PCIe) to userspace
memory so that user-level processes can interact with de-
vice directly. The main advantages of user-level architec-
tures are:
• Performance - performance is improved by elimi-
nating the cost of context-switching resulting from
system calls (i.e., the switch to IO threads) and also
reducing in cache pollution.
• Resilience - userspace deployment allows virtual
memory protection to guard against failure prolif-
eration. In the kernel, device driver failures are
often catastrophic. In userspace, failure is limited
to the scope of the process, which can be easily
restarted [22].
• Development Ecosystem - development support in
userspace is much greater than that of the kernel.
There are a vast array of library resources avail-
able to the programmer that can be easily integrated.
Userspace development allows different program-
ming languages and compilers to be adopted. This
include more memory safe and provable languages
[20].
Userspace designs have proven successful in both
operating systems [18, 7, 6, 10, 27] and storage sys-
tems [12, 15, 14, 17]. However, their success has been
limited to niche or research environments where the
development ecosystem has not been main streamed.
While, kernel-based implementations do provide some
level of API and coarse-grained component reuse (e.g.,
shared device drivers), the kernel suffers from lack of
memory protection necessary to guard against “arbitrar-
ily” introduced misbehaving code. This is a fundamental
problem for software composition in the kernel.
2.1 Software Component Model
Our component model is inspired by Microsoft COM
(Component Object Model) [8, 19], the component
framework that later became the foundation of the Mi-
crosoft .NET architecture. As the basis for component
software design [23], COM provides support for inter-
face management (in terms of syntax and semantics), dy-
namic binding/composition and reference counting.
Comanche (COM-like) components are implemented
as dynamically linked libraries (DLL) that can be loaded
and bound at runtime. Interfaces are realized as C++
classes and can be inherited according to the C++ rules.
Each DLL implements a factory interface for one or more
components. The factory interface provides methods to
instantiate the corresponding components and get hold of
their base interface, IBase. IBase is implemented by all
components and provides reference counting, typed in-
terface querying and requests, and dependency binding.
The query interface method takes a UUID (Uni-
versally Unique Identifier) that defines the interface type
and also designates its syntax and semantics. Only the
interface definition, defined as a C++ class with pure vir-
tual methods, is required to interact with a component.
All data structures needed are defined as part of the in-
terface.
Components can be instantiated within components
themselves. This is known as component aggregation.
They can also be bound to each other by exchanging in-
terface pointers. This is known as component composi-
tion. Compositional binding to other components is sup-
ported through the IBase::bindmethod which itself takes
an IBase interface reference.
2.2 Decomposing Storage Functions into
Components
The Comanche framework provides interface definitions
and basic implementations for key storage functions.
The ethos of the framework is that different embodiments
of these functions can be implemented and easily inte-
grated because they share a clearly defined common in-
terface. Although not all of these have yet been imple-
mented in the current prototype, Table 1 offers example
component categories.
Applications are built by composing (binding) compo-
nents together. Components can be dynamically recon-
figured, providing that the appropriate locking is put in
place.
3 Performance Opportunities
A key motivation for breaking away from legacy POSIX
and operating system APIs for IO, is to attain a more
DMA-centric capability. Modern high-performance
compute, network and storage devices rely on DMA en-
gines to move blocks of data without depending on CPU
resources to do so. By using DMA, more CPU cycles
can be made available for other compute (e.g., encryp-
tion, data processing). Many DMA engines also provide
capabilities beyond copy, such as fill. Table 2 lists DMA
transfer rates of a selection of state-of-the-art devices.
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Block
Devices
Storage device access: NVMe, AHCI, POSIX
file-based emulation
Allocators Space management: Block, memory (slab,
heap), bitmap, tree
Metadata Metadata Management: On-disk, in-memory,
file-based, KV-based, database
Index Data indexing: B-tree, R-tree, Hash table, etc.
Check-
Pointing
Snapshot Management: Copy-on-write, re-direct
on write, incremental, clone/split-mirror, CDP
Persistent
Memory
PM: support for memory-centric persistence on
NVDIMM or NVMe-backed DRAM. Fixed or
paged.
Partitioning Fixed partitioning: GPT, virtual devices
Caching Cache functions: block, memory
RAID RAID functions: striping, mirroring, erasure
coding
Filesystems Filesystems: traditional file-based access.
Operations Storage operations: replication, de-duplication,
encryption, copying/DMA.
Tiering Auto-tiering, hierarchical storage management.
Network Network operations: geo-replication, sharing,
RDMA, etc.
Table 1: Example Component Categories
3.1 Zero-copy
For a DMA engine to operate on memory, it must be
pre-paged and pinned so that it cannot be inadvertently
remapped by the operating system. Pinning memory is
different from locking, which can be achieved through
the POSIX mlock API [11]. A page that is ‘locked’ by
the kernel dictates that there is always a physical map-
ping and that page-faults cannot happen. Nevertheless,
the kernel may choose to remap or migrate a page. For
the purposes of DMA, memory must be pinned and pre-
vented from remapping. As of writing, the POSIX APIs
do not provide any APIs that allow an application to al-
locate pinned memory. User-level device driver frame-
works, such as SPDK [5], do provide APIs to allocate
contiguous pinned memory for DMA.
Another important element of user-level device driver
realization is the integration of the IOMMU [3]. The
IOMMU provides the ability to isolate the region of
physical address space a device is permitted to perform
DMA operations on. Without an IOMMU, any user-level
device driver would have free-reign to access any loca-
tion in system memory. This would effectively give the
user-level process root-level privilege, which is not desir-
able. Thus, to protect against arbitrary memory accesses,
the IOMMU provides hardware translation between an
IO Virtual Address (IOVA) and a physical address (see
Figure 1). By allowing memory allocated to the user-
level process (for the purpose of IO) to be associated
with a specific device, an application can be implicitly
Technology Description Max.
Throughput
Latency
Intel IOAT
(Crystal
Beach)
DRAM-to-
DRAM 4K
transfers
5963 MiB/s
(QD=8)
0.68 µs
latency
(QD=1)
Intel Optane
P4800X
NVMe SSD
DRAM-to-SSD
4K Random
Read/Write
2.38 GiB/s 10 µs
latency
(QD=1)
Mellanox
ConnectX-4
(100GbE)
NIC-to-DRAM
4K transfers
11 GiB/s 2 µs
(1-switch,
2-hop)
NVIDIA
GM204GL
Tesla M60
GPU
DRAM-to-
GPU.DRAM
1.0 GiB/s
(4KiB IO)
7.2 GiB/s
(4MiB IO)
15 µs
Table 2: State-of-the-art DMA Capabilities
DMA Remapping Hardware (IOMMU)
System Memory
Domain 1 Domain 2 Kernel
Driver A
IO Buffers K
Driver A
IO Buffers J
Driver B
IO Buffers P
Driver B
IO Buff ers Q
OS Code &
Data
Device A Device B
IO Buffer P
IO Buffer Q
IO Buffer J
IO Buffer K
Figure 1: IOMMU Protection for User-level Device
Drivers
restricted to performing DMA with the given memory
on the respective device.
It is also possible to establish peer-to-peer DMA
where by an application uses device register control
(through the IOMMU) to instigate DMA transfers di-
rectly from one device address space (e.g., SSD mem-
ory) to another (e.g., GPU memory). This avoids unnec-
essary copies into main memory when copying between
devices.
A clear issue is the inability of the standardized
POSIX API, and thus legacy applications and libraries,
to effectively leverageDMA and zero-copy technologies.
To take advantage of these new technologies we must in-
troduce new APIs that allow “DMA friendly” memory to
be allocated from, and associated to, the logical device.
Note, that while mmap provides a way to manage mem-
ory mapping, it does not provide the necessary memory
pinning capabilities previously discussed.
Comanche provides DMA-compatible memory man-
agement interfaces and presents DMA operations as a
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IO Stack
Block Device
App
IO Stack
Block Device
App App
synchronization
IO Stack
Block Device
App App
in-process
shared 
queue
a.) single-threaded
process
b.) multi-threaded
process (sync)
c.) multi-threaded
with shared queue
IO Stack
Block Device
App App
shared memory 
queues
d.) inter-process stack
sharing
Figure 2: Flexible Threading Architectures
first-class concern for data movement. For example, the
block device interface inherits a memory management
interface (IZerocopy memory) that allows memory to
be allocated for DMA operations with the respective de-
vice (see Appendix A).
3.2 Low-Latency
Comanche also enables a flexible threading model.
High-performance block devices (such as NVMe SSD)
rely on polling threads. The exact arrangement of threads
needs to be carefully considered. For low-latency re-
quirements, IO stacks (i.e. composed storage functions)
can be dynamically loaded directly into the application
space. This method eliminates the need for a system call
or context switch across threads (e.g., via a shared mem-
ory queue) since application threads can call IO functions
directly (see Figure 2a).
However, a single-threaded design does not allow IO
stacks (and storage devices) to be shared across appli-
cations. Although this might seem overly restrictive, in
some embedded and domain-specific applications, this
assumption may be quite reasonable. Alternatively, if
an application needs to share the IO stack across mul-
tiple threads, in potentially different applications, then
some form of synchronization must be used. Thread
synchronization (e.g., mutex lock) or in-process shared
memory queues can enable effective stack sharing (Fig-
ure 2b and 2c). The impact of threading model can be
significant. For example, typical latency of synchronous
4K IO operations (Queue Depth 1) on an Intel Optane
P4800X device is 7µs for a single-threaded arrangement
and 12µsec for queue-based sharing across threads (sin-
gle IO servicing thread).
IO stacks can also be shared across multiple processes
through a shared memory (or IPC) design (Figure 2d). In
this case, the application can issue requests to a thread-
safe out-bound queue, while the IO stack signals com-
pletion in the reverse direction through a separate queue.
IO descriptors, passed across the shared queues, are allo-
cated by the application and freed by the IO stack. This
means that memorymanagementmust also be shared and
synchronized accordingly (e.g., through a lock-free de-
scriptor queue).
Components that require polling functionality (e.g.,
drivers for NVMe or RDMA) can be configured with ei-
ther active threading, where by a thread is created for
each component instance, or thread sharing where by
a single polling thread can service multiple components
(at some cost to latency). Thread sharing is useful when
there are many devices in the system and there is a need
to coalesce polling work to reduce busy-waiting CPU
cycles. In the current prototype, we are able to handle
over 1.5M IOPS per core (NVMe 4K random read) us-
ing a single polling thread across three NVMe devices
and shared memory service queues connecting multiple
clients (i.e. arrangement in Figure 2c).
4 Multi-Language Embedding
We believe that the ability to use programming languages
beyond C is a crucial advantage over traditional kernel
implementations. Because many language runtimes de-
pend on application libraries, such as the C runtime li-
brary, they cannot be easily executed in a kernel. Co-
manche is aimed at enabling the inclusion of components
implemented in a variety of programming languages.
The most straightforward approach to combining
components, implemented in different languages, is
through Inter-procedural Process Calls (IPC). Here, sep-
arate memory spaces (i.e. processes) interact through
IPC mechanisms provided by the kernel or user-level
IPC [24] (see Figure 3a.). In this case, marshaling
and unmarshaling of data into the respected type system
must be performed. Frameworks such as Google Flat-
buffers [2] and Protobuffers [26] provide such capability.
The alternative is to embed components, written in dif-
ferent languages, into the same process. Because most
languages do not conform to the C++ binary interface or
type system, it is necessary to use the language’s For-
eign Function Interface (FFI) or equivalent, to allow the
wrapping of “foreign code” inside a componentwhile ex-
posing a C++ interface so that it can be integrated with
other components. In the Comanche prototype, we have
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b.) intra-process wrapping
a.) inter-process IPC
C++
Code
C++
Code
C++
Wrapper
Code
Python
Code
Python
Code
Python
Runtime
Python
Runtime
IPC IPC
Figure 3: Language Integration Approaches
demonstrated the wrapping of Python code inside a load-
able component using this method. This could be a start-
ing point for the integration of formally-proven system
software [20].
5 Legacy Application Integration
In the context of monolithic kernels, such as Linux, one
of the key hurdles in re-architecting the system, so as
to relocate IO functionality into userspace, is that legacy
applications need to be rewritten to take advantage of the
new APIs and to facilitate direct interaction with the IO
stack.
In Comanche, we are exploring a new approach to in-
tegrating user-level IO stacks into existing applications.
The basic concept centers around the use of Linux FUSE
(Filesystem in Userspace) [4]. FUSE provides the ability
to forward filesystem calls out of the kernel (from VFS)
back into userspace where they can be handled by a user-
level “service” process. Responses from this service are
passed back down to the kernel and forwarded back to
the client application. This scheme allows filesystems
to be implemented in userspace at some performance
penalty [25].
We propose to use FUSE to realize the “management
plane” of Comanche stacks - this is the slow-path. IO
control (e.g., read/write requests) and data plane trans-
fers continue as direct, kernel bypassed interactions (see
Figure 4). This approach allows the convenience of a
filesystem abstraction to be used to manage and query
the stack. File abstractions are mapped to underlying el-
ements. For example, Figure 4 shows the integration of
a Key-Value stack. In this scenario, files represent keys
and their contents represent the corresponding value. Di-
rectories may be used to define some implicit (prefix)
IPC IPC
user
kernel
cache
VFS
FUSE
FUSE Library
Application
Intercept
libc
Block Device
Key-Value Store
slow path
(management plane)
fast path
(IO ctrl + data plane)
shared DMA memory
Figure 4: Example FUSE Integration
partitioning of the key space. Thus, the approach is
to overlaying filesystem abstractions to some underly-
ing storage paradigm in order to unify the management
plane.
In the case of Key-Value store, operations through
the management plane include iterating key-value pairs
(i.e., directory listing), determining attributes (e.g., value
size), deleting, renaming and copying elements. Basic
IO operations, such as read, write and fill, are issued di-
rectly through a shared memory user-to-user IPC chan-
nel. In order to perform zero-copy DMA, the two sides
must share DMA-compatible memory.
To support legacy (POSIX) applications, we propose
to use runtime call overloading (i.e. LD PRELOAD)
as a means to intercept both memory allocation and IO
calls. This approach requires tracking of file handles,
correlated to those issued in the management plane, in
order to identify which calls need intercepting and for-
warding through the fast-path. A similar approach has
been successfully used by Papagiannis et al. in their Iris
work [17].
6 Conclusion
This paper has presented some initial work on Co-
manche, a framework for the development of fine-
grained component based storage stacks. We are devel-
oping Comanche as a flexible approach to storage sys-
tem design and implementation, while also facilitating
a more memory-centric view of data flow through high-
performance DMA capable devices. We ultimately hope
that this framework can demonstrate improved reuse and
flexibility in support of rapid development of domain-
specific storage systems. Currently we are exploring the
use of Comanche to construct domain-specific storage
for data-intensive genomic and data analytics workloads.
Comanche is an on-going open source project avail-
able at: https://github.com/ibm/comanche
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7 Appendix A. Interface Excerpts
class IZerocopy_memory : public Component::IBase
{
...
virtual io_buffer_t allocate_io_buffer(size_t size , unsigned alignment , int numa_node) = 0;
virtual status_t realloc_io_buffer(io_buffer_t io_mem , size_t size , unsigned alignment) = 0;
virtual status_t free_io_buffer(io_buffer_t io_mem) = 0;
...
}
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